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TOWARD A DYNAMICALLY RECONFIGURABLE COMPUTING AND COMMUNICATION SYSTEM FOR SMALL SPACECRAFT

Abstract
Future science missions will require the use of multiple spacecraft with multiple sensor nodes autonomously responding and adapting to a dynamically changing space environment. The acquisition of random scientific events will require rapidly changing network topologies, distributed processing power, and a dynamic resource management strategy. Optimum utilization and configuration of spacecraft communications and navigation resources will be critical in meeting the demand of these stringent mission requirements. There are two important trends to follow with respect to NASA's (National Aeronautics and Space Administration) future scientific missions: the use of multiple satellite systems; and the development of an integrated space communications network. Reconfigurable computing and communication systems may enable versatile adaptation of a spacecraft system's resources by dynamic allocation of the processor hardware to perform new operations or to maintain functionality due to malfunctions or hardware faults. Advancements in FPGA (Field Programmable Gate Array) technology make it possible to incorporate major communication and network functionalities in FPGA chips and provide the basis for a dynamically reconfigurable communication system. Advantages of higher computation speeds and accuracy are envisioned with tremendous hardware flexibility to ensure maximum survivability of future science mission spacecraft. This paper discusses the requirements, enabling technologies and challenges associated with dynamically reconfigurable space communications systems.
Background
Communication system architectures with multiple small spacecraft are being planned to realize the science required for future NASA missions. This emerging trend of multiple spacecraft architecture holds advantages over a single large spacecraft because of its distributive processing nature, and the adaptability of the system to meet the evolving needs of the missions. Large, single-spacecraft systems (such as Hubble Space Telescope) have nearly reached the fundamental limit in image resolution attainable by such systems, and thus new architectures have to be created to meet the demands of future science missions. Using collaboration of multiple spacecraft enables greater resolution, improves remote sensing performance, and provides robustness over current implementations [1] .
The future architectures of multi-spacecraft systems can be classified into a number of configurations [2, 3] :
• Well-defined constellations of nodes orbiting a celestial body like Earth or Mars forming a network of sensors with inter-satellite links and/or relay communications hubs.
• Fixed formation flyers of cooperating nodes, configurable in fixed symmetrical geometries; free flying nodes (or self-organizing sensor nodes) that organize to observe and measure events in real time.
• Ultra small free flying sensor nodes that form ad-hoc networks for monitoring events. Reconfiguring the cluster geometry will allow multiple mission sets to be performed. 
Figure 1: Multi-Spacecraft System Architectures and Configurations
Future Mission Requirements and Technology Challenges
Due to the varying degrees of dynamic behavior of these multi-spacecraft systems, robust and adaptable communications will play a critical role in the realization of these future architectures.
Reconfigurable technologies need to be developed to meet the stringent control and performance requirements of the missions. Some of the projected requirements of such systems may include: and Storage: The software technologies that simplify the manipulation of data will be needed, such as feature extraction/change detection, and algorithms that permit dynamic interaction and human-centric interaction.
Reconfigurable Computing And Communication Technologies
Reconfigurable computing addresses the increased demand of computations in space, resulting from the use of more complex algorithms necessary to acquire, process, and transmit data, and the desire to change/adapt the on-board processing algorithms or mission objectives in real-time [6] . Reconfigurable computing technology is currently being used in a number of targeted markets, but there are limitations based on the chosen technology:
• GPP (General Purpose Processor) is designed to provide a class of functionality and not for a special function. It is difficult for GPP to get an exact mapping to utilize all the resources optimally in a specialized application.
• DSP (Digital Signal Processor) has the ability to be reprogrammed at will and perform complex algorithms reliably, but the multiple machine cycles per high-level language instruction limits processing bandwidth.
• ASIC (Application Specific Integrated Circuit) has the advantage of much wider bandwidth, but is limited by long development cycles, large costs, and inflexibility once deployed.
• RHW (Reconfigurable Hardware) can be configured to provide special functionality and provide better performance than a corresponding processor based solution. Flexibility, design effort and cost make RHW solution more acceptable than a corresponding ASIC based solution.
The successful advancements in field programmable systems are pointing towards an emerging technology of dynamically reconfigurable systems. The promise of architectures that can be altered "on the fly" according to prevailing conditions, adds a new dimension to the design of real-time systems. A dynamically reconfigurable system is one that changes its "form" in order to alter its function. To be "dynamically reconfigurable" it must be possible to change its function during operation, or by taking it out of service for a brief moment. There are different approaches for how systems can be reconfigured in terms of granularity, the intelligence and the control method required. Current technology still cannot support a fully reconfigurable system. FPGA is a viable, but not ideal, implementation technology. Since it is well developed, present FPGA technology is a viable nearterm solution. In the long term, new device technology, such as evolvable hardware, will be exploited to construct a fully functional, reconfigurable system.
FPGA technology: Present or Short-term Solutions
Because of field programmability, capacity and radiation-hardness, FPGA technology is becoming more and more, a suitable candidate for space-based applications. In the past, programmable devices are normally used as "glue logic" for large components. However, recent advancements improve the density of the device and make it possible to construct sophisticated systems entirely using FPGA chips. It seems possible to utilize FPGA technology to incorporate functions of data link layer, network layer, transport layer and channel coding and decoding sublayer and modulation and demodulation sublayer. One or more FPGA chips can be used to replace the general purpose processor, DSP processor, ASSP (Application Specific Signal Processor) and ASIC components, as shown in Figure 2 .
Figure 2: Layer Model and Implementation Technology
The reconfigurability of FPGA technology offers tremendous advantages for space-based applications. The major potential benefits include:
• Fabrication Cost: Unlike an ASIC, which has to be fabricated in a special facility, FPGA based design can be constructed by configuring the SRAM in the field and involves no non recurring engineering cost. This is very important for space based applications since the volume of demand is relatively small. • Resource sharing: Since an FPGA chip can be configured to different functions, the hardware can be shared by different applications in a "time-multiplexed" fashion. For example, the same chip can be first configured for data processing and then configured as a communications system to transmit the result to a ground station. It is also possible to configure the same chip for either intra-network communication (like LAN) or inter-network communication (between spacecraft and ground station). Since the weight and power of a small spacecraft are severely constrained, resource sharing will be extremely beneficial.
• Adaptability: Since the FPGA can be reconfigured in the field, the circuit can be modified to meet the new mission need or to react to unforeseen events. It can also make the communications system backward compatible (i.e., be compatible with existing system that is still in service) or "forward compatible" (i.e., be compatible with future protocols).
• Upgradeability: Unlike ASIC or ASSP, whose functionality is fixed when fabricated, the FPGA can be upgraded in the field later when a new, more efficient algorithm or scheme is developed.
• COTS (Commercial-Off-The-Shelf) availability: The choice of commercial spacequalified, radiation hardened parts is very limited. The design becomes more difficult as number of components in a system increases. Since an FPGA chip is a "generic" device that can be configured to a variety of functions, only one radiation hardened component needs to be developed. Currently, radiation hardened FPGA parts are available from various FPGA manufacturers [7, 8] .
Unlike space-based applications, there are wide varieties of components and technologies to choose from for terrestrial implementation and new parts are continuously being developed for new functionalities and new applications. Unfortunately, most of these COTS components including some FPGA chips cannot be used in space-based applications. In space, highenergy particles are introduced from galactic cosmic rays and solar flares and are encountered by the electronics as a spacecraft passes through the Earth's radiation belts. Today's sophisticated electronic devices are sensitive to these kinds of radiation and a non-space qualified part will be damaged and malfunction while exposed in this environment [9, 10, 11] . Thus, the advanced FPGA chips, which have fastest clock speeds and higher density, are unsuitable for space missions. To overcome the radiation, special design techniques and fabrication processes have to be used. Developing a space-qualified, radiation-hardened component is difficult and costly. Also, because of the small volume of demand for space-qualified devices, the demand for these components is far less than their terrestrial counterparts. A few radiation-hardened components and some FPGA devices have been developed [7, 8, 9] , but there is a significant gap between the electronics fabricated for space and the state of the art technology. There is typically a 3-to-6 -year gap between a state of the art (SOA) digital component and its space qualified counterpart because of the radiation-hardened requirement for space applications. The very limited choice of SOA electronic parts imposes a severe constraint on the design and implementation of a space-based communications system.
There are limitations to present FPGA technology. FPGA is designed to be electrically reprogrammable, allowing embedded systems to be modified or upgraded in the field without physical replacement of hardware components [12] . The most flexible form of the FPGA uses SRAM-based technology to store look-up tables characterizing both cell function and interconnection. The memory elements defining the logic functions, memory characteristics, connections and other parameters must be filled with appropriate data values for basically fixed designs. This means that programming the chip's functions amounts to writing data into memory address. The disadvantage is that there must be continuous power supplied so that the memory retains its contents, or facility for download from PROM at power-up. Time taken to program an FPGA varies according to size and technology, but is on the order of a second. Thus, reconfiguring an FPGA requires more hardware, and taking more processing time, simply by storing several different fixed designs in ROM and downloading as required.
Evolvable Hardware Technology: Long-Term Solutions
Recall that the most critical feature of a dynamically reconfigurable system is one that changes its form in order to alter its function. Dynamically reconfigurable hardware technology such as "evolvable hardware"-refers to hardware design and self-reconfiguration using evolutionary and genetic mechanisms [13] . The application of evolution-inspired hardware design and self-configuration lead to the concept of evolvable hardware. In a broader sense, evolvable hardware refers to various forms of hardware from sensors and antennas to complete evolvable space communication systems that could adapt to changing environments and, moreover, increase their performance during their operational lifetime [14] .
Although evolvable hardware is still in its infancy, a number of useful areas of space applications have already been identified. Evolvable hardware has the potential to adapt autonomously to changes in its environment. This will be very useful for situations where real-time control over systems by humans is not possible, such as on deep space missions or when harsh or unexpected conditions are encountered. An autonomous spacecraft, which will able to cope with problems for which solutions were not specified on ground and will able to adapt itself to new or changing environment, plays a key role in future missions. Possible applications include: relay-type satellite; formation flying satellite; relay ad hoc networks; static sensor networks; self-organizing sensor networks; dynamic sensor networks; and mobile sensor and observer. There is a wealth of research activities to determine the feasibility and applicability of the evolvable hardware-based space systems. For example, self-organizing sensor networks may be built from sensor nodes that may spontaneously create impromptu networks, assemble the network themselves, dynamically adapt to device failure and degradation, manage movement of sensor nodes, and react to changes in task and network requirements [15] . Selforganizing sensor networks can be built using evolvable hardware-based smart sensor nodes that enable sensor devices to be self-aware, reconfigurable and autonomous. Thus, some of the benefits realized by evolvable hardware-based space applications include: flexibility and adaptability; real-time responses; reduction in costs; simplified hardware complexity; system interoperability; and self-repair and healing. 
